An input/output register to FASTBUS interface (IORFI) has been designed which provides an inexpensive and simple means to connect a computer to a FASTBUS backplane segment.
Introduction
As the development of the FASTBUS specification1 neared completion, it became obvious that an easily adaptable computer to FASTBUS connection was necessary to facilitate protocol verification as well as initial prototype module testing.
In mid 1980 the first IORFI was designed and built. Over the next 2 years, through June 1982, as the FASTBUS specification evolved and the protocol changed, the IORFI design was modified to conform with the latest specifications.
Described herein is the IORFI which is currently under development and which will comply with the FASTBUS Specification which is to be published in the Fall 1982.
FASTBUS to Computer Connection
The IORFI is connected to a processor via two 16-bit parallel output registers (OR1,OR2) and two 16-bit parallel input registers (IRI,IR2). One of the output registers (OR1) is used as a control register to specify the interface function that is to be performed when the interface is accessed via the Data-in Register (IR2) or the Data-out Register (OR2). The other input register (IRI) is used to read the direct status of some of the FASTBUS lines independent of OR1.
Control Register Functions
The control register can be loaded with one of eleven function codes to specify the function the FASTBUS interface is to perform when the interface is accessed via the data-in or data-out register. Functions 0-5 are used for reading from is the enabled state of this feature. The readback TT* is 1 if WT has been generated due to this option.
AS! and AS\: These bits operate together to control the WT line assertion on AS(u).
The act of setting AS! enables the interface feature which causes WT to be asserted on the AS(u) transition. This allows the interface to simulate the logical addressing response of a slave.
A WT line which has been set by this option, is cleared and rearmed by setting AS!.
Setting AS\ will result in clearing and disabling the AS(u) WT generation. The readback AS* is 1 if WT has been generated due to this option.
GA!:
The IORFI has an automatic geographic address slave response capability whereby it can generate AK when it is geographically addressed. The act of setting GA! will enable this feature. When the IORFI is geographically addressed it will generate AK and WT, and enable the timing transition WT generation feature controlled by the TT! and TT\ bits. The readback GA? is the enabled state of this option. The readback GA* is 1 if WT has been generated by this option.
The act of setting GA\ will disable this feature.
DKW, AKW, DSW, and ASW: These readback bits indicate which signal transition has resulted in WT being generated via the TT! and AS! options.
Any programs handling WT must check to see whether it is being generated internally by this device, or externally by another FASTBUS device. Read (via the data-in register) the internal interface AD<16:31> data line register.
Function 10
Read (via the data-in register) the internal interface AD<0:15> data line register.
Function 11
Read (via the data-in register) the internal interface AL<0:5>. (low byte) DSB ASB GA* GKB RDB RBB MlB MOB Note that if GA* is set, it indicates that this device is being geographically addressed and has generated AK. The O->1 transition of GA enables the generation of WT on any subsequent transition of AS,AK,DS, or DK (that is, it automatically enables the WT generation logic controlled by BIT 2 of function 5). Although the IORFI is a simple device, it is envisioned that it will continue to be used in FASTBUS module development and checkout and in maintenance and diagnostic situations.
